RCC_PLLSAI1InitTypeDef Struct Reference

PLLSAI1 Clock structure definition. More...

#include <stm32l4xx_hal_rcc_ex.h>

Data Fields
uint32_t	PLLSAI1Source
uint32_t	PLLSAI1M
uint32_t	PLLSAI1N
uint32_t	PLLSAI1P
uint32_t	PLLSAI1Q
uint32_t	PLLSAI1R
uint32_t	PLLSAI1ClockOut

---

Detailed Description

PLLSAI1 Clock structure definition.

Definition at line 64 of file stm32l4xx_hal_rcc_ex.h.

---

Field Documentation

uint32_t RCC_PLLSAI1InitTypeDef::PLLSAI1ClockOut

PLLSAIClockOut: specifies PLLSAI1 output clock to be enabled. This parameter must be a value of PLLSAI1 Clock Output

Definition at line 90 of file stm32l4xx_hal_rcc_ex.h.

Referenced by HAL_RCCEx_EnablePLLSAI1(), and RCCEx_PLLSAI1_Config().

uint32_t RCC_PLLSAI1InitTypeDef::PLLSAI1M

PLLSAI1M: specifies the division factor for PLLSAI1 input clock. This parameter must be a number between Min_Data = 1 and Max_Data = 8

Definition at line 74 of file stm32l4xx_hal_rcc_ex.h.

Referenced by HAL_RCCEx_EnablePLLSAI1(), HAL_RCCEx_GetPeriphCLKConfig(), and RCCEx_PLLSAI1_Config().

uint32_t RCC_PLLSAI1InitTypeDef::PLLSAI1N

PLLSAI1N: specifies the multiplication factor for PLLSAI1 VCO output clock. This parameter must be a number between 8 and 86 or 127 depending on devices.

Definition at line 78 of file stm32l4xx_hal_rcc_ex.h.

Referenced by HAL_RCCEx_EnablePLLSAI1(), HAL_RCCEx_GetPeriphCLKConfig(), and RCCEx_PLLSAI1_Config().

uint32_t RCC_PLLSAI1InitTypeDef::PLLSAI1P

PLLSAI1P: specifies the division factor for SAI clock. This parameter must be a value of PLLP Clock Divider

Definition at line 81 of file stm32l4xx_hal_rcc_ex.h.

Referenced by HAL_RCCEx_EnablePLLSAI1(), HAL_RCCEx_GetPeriphCLKConfig(), and RCCEx_PLLSAI1_Config().

uint32_t RCC_PLLSAI1InitTypeDef::PLLSAI1Q

PLLSAI1Q: specifies the division factor for USB/RNG/SDMMC1 clock. This parameter must be a value of PLLQ Clock Divider

Definition at line 84 of file stm32l4xx_hal_rcc_ex.h.

Referenced by HAL_RCCEx_EnablePLLSAI1(), HAL_RCCEx_GetPeriphCLKConfig(), and RCCEx_PLLSAI1_Config().

uint32_t RCC_PLLSAI1InitTypeDef::PLLSAI1R

PLLSAI1R: specifies the division factor for ADC clock. This parameter must be a value of PLLR Clock Divider

Definition at line 87 of file stm32l4xx_hal_rcc_ex.h.

Referenced by HAL_RCCEx_EnablePLLSAI1(), HAL_RCCEx_GetPeriphCLKConfig(), and RCCEx_PLLSAI1_Config().

uint32_t RCC_PLLSAI1InitTypeDef::PLLSAI1Source

PLLSAI1Source: PLLSAI1 entry clock source. This parameter must be a value of PLL Clock Source

Definition at line 67 of file stm32l4xx_hal_rcc_ex.h.

Referenced by HAL_RCCEx_EnablePLLSAI1(), HAL_RCCEx_GetPeriphCLKConfig(), and RCCEx_PLLSAI1_Config().

---

The documentation for this struct was generated from the following file:

• stm32l4xx_hal_rcc_ex.h