SYSCFG TIMER BREAK

Defines
#define	LL_SYSCFG_TIMBREAK_ECC   SYSCFG_CFGR2_ECCL
#define	LL_SYSCFG_TIMBREAK_PVD   SYSCFG_CFGR2_PVDL
#define	LL_SYSCFG_TIMBREAK_SRAM2_PARITY   SYSCFG_CFGR2_SPL
#define	LL_SYSCFG_TIMBREAK_LOCKUP   SYSCFG_CFGR2_CLL

---

Define Documentation

#define LL_SYSCFG_TIMBREAK_ECC   SYSCFG_CFGR2_ECCL

Enables and locks the ECC error signal with Break Input of TIM1/8/15/16/17

Definition at line 195 of file stm32l4xx_ll_system.h.

#define LL_SYSCFG_TIMBREAK_LOCKUP   SYSCFG_CFGR2_CLL

Enables and locks the LOCKUP output of CortexM4 with Break Input of TIM1/15/16/17

Definition at line 202 of file stm32l4xx_ll_system.h.

#define LL_SYSCFG_TIMBREAK_PVD   SYSCFG_CFGR2_PVDL

Enables and locks the PVD connection with TIM1/8/15/16/17 Break Input and also the PVDE and PLS bits of the Power Control Interface

Definition at line 197 of file stm32l4xx_ll_system.h.

#define LL_SYSCFG_TIMBREAK_SRAM2_PARITY   SYSCFG_CFGR2_SPL

Enables and locks the SRAM2_PARITY error signal with Break Input of TIM1/8/15/16/17

Definition at line 200 of file stm32l4xx_ll_system.h.