STM32F439xx HAL User Manual
|
Defines | |
#define | __HAL_RCC_RTC_ENABLE() (*(__IO uint32_t *) RCC_BDCR_RTCEN_BB = ENABLE) |
Macros to enable or disable the RTC clock. | |
#define | __HAL_RCC_RTC_DISABLE() (*(__IO uint32_t *) RCC_BDCR_RTCEN_BB = DISABLE) |
#define | __HAL_RCC_RTC_CLKPRESCALER(__RTCCLKSource__) |
Macros to configure the RTC clock (RTCCLK). | |
#define | __HAL_RCC_RTC_CONFIG(__RTCCLKSource__) |
#define | __HAL_RCC_GET_RTC_SOURCE() (READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL)) |
Macro to get the RTC clock source. | |
#define | __HAL_RCC_GET_RTC_HSE_PRESCALER() (READ_BIT(RCC->CFGR, RCC_CFGR_RTCPRE) | RCC_BDCR_RTCSEL) |
Get the RTC and HSE clock divider (RTCPRE). | |
#define | __HAL_RCC_BACKUPRESET_FORCE() (*(__IO uint32_t *) RCC_BDCR_BDRST_BB = ENABLE) |
Macros to force or release the Backup domain reset. | |
#define | __HAL_RCC_BACKUPRESET_RELEASE() (*(__IO uint32_t *) RCC_BDCR_BDRST_BB = DISABLE) |
#define __HAL_RCC_BACKUPRESET_FORCE | ( | ) | (*(__IO uint32_t *) RCC_BDCR_BDRST_BB = ENABLE) |
Macros to force or release the Backup domain reset.
Definition at line 1036 of file stm32f4xx_hal_rcc.h.
Referenced by HAL_RCCEx_PeriphCLKConfig().
#define __HAL_RCC_BACKUPRESET_RELEASE | ( | ) | (*(__IO uint32_t *) RCC_BDCR_BDRST_BB = DISABLE) |
Definition at line 1037 of file stm32f4xx_hal_rcc.h.
Referenced by HAL_RCCEx_PeriphCLKConfig().
#define __HAL_RCC_GET_RTC_HSE_PRESCALER | ( | ) | (READ_BIT(RCC->CFGR, RCC_CFGR_RTCPRE) | RCC_BDCR_RTCSEL) |
Get the RTC and HSE clock divider (RTCPRE).
Returned | value can be one of the following values:
|
Definition at line 1029 of file stm32f4xx_hal_rcc.h.
#define __HAL_RCC_GET_RTC_SOURCE | ( | ) | (READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL)) |
Macro to get the RTC clock source.
The | clock source can be one of the following values:
|
Definition at line 1021 of file stm32f4xx_hal_rcc.h.
#define __HAL_RCC_RTC_CLKPRESCALER | ( | __RTCCLKSource__ | ) |
(((__RTCCLKSource__) & RCC_BDCR_RTCSEL) == RCC_BDCR_RTCSEL) ? \ MODIFY_REG(RCC->CFGR, RCC_CFGR_RTCPRE, ((__RTCCLKSource__) & 0xFFFFCFFU)) : CLEAR_BIT(RCC->CFGR, RCC_CFGR_RTCPRE)
Macros to configure the RTC clock (RTCCLK).
__RTCCLKSource__ | specifies the RTC clock source. This parameter can be one of the following values:
|
Definition at line 1007 of file stm32f4xx_hal_rcc.h.
#define __HAL_RCC_RTC_CONFIG | ( | __RTCCLKSource__ | ) |
do { __HAL_RCC_RTC_CLKPRESCALER(__RTCCLKSource__); \ RCC->BDCR |= ((__RTCCLKSource__) & 0x00000FFFU); \ } while(0U)
Definition at line 1010 of file stm32f4xx_hal_rcc.h.
Referenced by HAL_RCCEx_PeriphCLKConfig().
#define __HAL_RCC_RTC_DISABLE | ( | ) | (*(__IO uint32_t *) RCC_BDCR_RTCEN_BB = DISABLE) |
Definition at line 983 of file stm32f4xx_hal_rcc.h.
#define __HAL_RCC_RTC_ENABLE | ( | ) | (*(__IO uint32_t *) RCC_BDCR_RTCEN_BB = ENABLE) |
Macros to enable or disable the RTC clock.
Definition at line 982 of file stm32f4xx_hal_rcc.h.