STM32L486xx HAL User Manual
|
Modules | |
CORTEX Exported Constants | |
CORTEX Exported Functions |
The following table provide a mapping between the registers and bits, as they appears inside product reference manual, and the functions provided by the Low Layer interface.
This table gives the correspondance for CORTEX registers.
Register | Bit | Function |
MPU_CTRL | ENABLE | LL_MPU_Disable |
LL_MPU_Enable | ||
LL_MPU_IsEnabled | ||
MPU_RASR | AP | LL_MPU_ConfigRegion |
B | LL_MPU_ConfigRegion | |
C | LL_MPU_ConfigRegion | |
ENABLE | LL_MPU_DisableRegion | |
LL_MPU_EnableRegion | ||
S | LL_MPU_ConfigRegion | |
SIZE | LL_MPU_ConfigRegion | |
XN | LL_MPU_ConfigRegion | |
MPU_RBAR | ADDR | LL_MPU_ConfigRegion |
REGION | LL_MPU_ConfigRegion | |
MPU_RNR | REGION | LL_MPU_ConfigRegion |
LL_MPU_DisableRegion | ||
SCB_CPUID | ARCHITECTURE | LL_CPUID_GetConstant |
IMPLEMENTER | LL_CPUID_GetImplementer | |
PARTNO | LL_CPUID_GetParNo | |
REVISION | LL_CPUID_GetRevision | |
VARIANT | LL_CPUID_GetVariant | |
SCB_SCR | SEVEONPEND | LL_LPM_DisableEventOnPend |
LL_LPM_EnableEventOnPend | ||
SLEEPDEEP | LL_LPM_EnableDeepSleep | |
LL_LPM_EnableSleep | ||
SLEEPONEXIT | LL_LPM_DisableSleepOnExit | |
LL_LPM_EnableSleepOnExit | ||
SCB_SHCSR | MEMFAULTENA | LL_HANDLER_DisableFault |
LL_HANDLER_EnableFault | ||
STK_CTRL | CLKSOURCE | LL_SYSTICK_GetClkSource |
LL_SYSTICK_SetClkSource | ||
COUNTFLAG | LL_SYSTICK_IsActiveCounterFlag | |
TICKINT | LL_SYSTICK_DisableIT | |
LL_SYSTICK_EnableIT | ||
LL_SYSTICK_IsEnabledIT |