stm32f4xx_hal_sram.h File Reference

Header file of SRAM HAL module. More...

#include "stm32f4xx_ll_fmc.h"

Go to the source code of this file.

Data Structures
struct	SRAM_HandleTypeDef
	SRAM handle Structure definition. More...
Defines
#define	__HAL_SRAM_RESET_HANDLE_STATE(__HANDLE__)   ((__HANDLE__)->State = HAL_SRAM_STATE_RESET)
	Reset SRAM handle state.
Enumerations
enum	HAL_SRAM_StateTypeDef {   HAL_SRAM_STATE_RESET = 0x00U, HAL_SRAM_STATE_READY = 0x01U, HAL_SRAM_STATE_BUSY = 0x02U, HAL_SRAM_STATE_ERROR = 0x03U,   HAL_SRAM_STATE_PROTECTED = 0x04U }
	HAL SRAM State structures definition. More...
Functions
HAL_StatusTypeDef	HAL_SRAM_Init (SRAM_HandleTypeDef *hsram, FMC_NORSRAM_TimingTypeDef *Timing, FMC_NORSRAM_TimingTypeDef *ExtTiming)
	Performs the SRAM device initialization sequence.
HAL_StatusTypeDef	HAL_SRAM_DeInit (SRAM_HandleTypeDef *hsram)
	Performs the SRAM device De-initialization sequence.
__weak void	HAL_SRAM_MspInit (SRAM_HandleTypeDef *hsram)
	SRAM MSP Init.
__weak void	HAL_SRAM_MspDeInit (SRAM_HandleTypeDef *hsram)
	SRAM MSP DeInit.
__weak void	HAL_SRAM_DMA_XferCpltCallback (DMA_HandleTypeDef *hdma)
	DMA transfer complete callback.
__weak void	HAL_SRAM_DMA_XferErrorCallback (DMA_HandleTypeDef *hdma)
	DMA transfer complete error callback.
HAL_StatusTypeDef	HAL_SRAM_Read_8b (SRAM_HandleTypeDef *hsram, uint32_t *pAddress, uint8_t *pDstBuffer, uint32_t BufferSize)
	Reads 8-bit buffer from SRAM memory.
HAL_StatusTypeDef	HAL_SRAM_Write_8b (SRAM_HandleTypeDef *hsram, uint32_t *pAddress, uint8_t *pSrcBuffer, uint32_t BufferSize)
	Writes 8-bit buffer to SRAM memory.
HAL_StatusTypeDef	HAL_SRAM_Read_16b (SRAM_HandleTypeDef *hsram, uint32_t *pAddress, uint16_t *pDstBuffer, uint32_t BufferSize)
	Reads 16-bit buffer from SRAM memory.
HAL_StatusTypeDef	HAL_SRAM_Write_16b (SRAM_HandleTypeDef *hsram, uint32_t *pAddress, uint16_t *pSrcBuffer, uint32_t BufferSize)
	Writes 16-bit buffer to SRAM memory.
HAL_StatusTypeDef	HAL_SRAM_Read_32b (SRAM_HandleTypeDef *hsram, uint32_t *pAddress, uint32_t *pDstBuffer, uint32_t BufferSize)
	Reads 32-bit buffer from SRAM memory.
HAL_StatusTypeDef	HAL_SRAM_Write_32b (SRAM_HandleTypeDef *hsram, uint32_t *pAddress, uint32_t *pSrcBuffer, uint32_t BufferSize)
	Writes 32-bit buffer to SRAM memory.
HAL_StatusTypeDef	HAL_SRAM_Read_DMA (SRAM_HandleTypeDef *hsram, uint32_t *pAddress, uint32_t *pDstBuffer, uint32_t BufferSize)
	Reads a Words data from the SRAM memory using DMA transfer.
HAL_StatusTypeDef	HAL_SRAM_Write_DMA (SRAM_HandleTypeDef *hsram, uint32_t *pAddress, uint32_t *pSrcBuffer, uint32_t BufferSize)
	Writes a Words data buffer to SRAM memory using DMA transfer.
HAL_StatusTypeDef	HAL_SRAM_WriteOperation_Enable (SRAM_HandleTypeDef *hsram)
	Enables dynamically SRAM write operation.
HAL_StatusTypeDef	HAL_SRAM_WriteOperation_Disable (SRAM_HandleTypeDef *hsram)
	Disables dynamically SRAM write operation.
HAL_SRAM_StateTypeDef	HAL_SRAM_GetState (SRAM_HandleTypeDef *hsram)
	Returns the SRAM controller state.

---

Detailed Description

Header file of SRAM HAL module.

Author:

MCD Application Team

Attention:

© COPYRIGHT(c) 2017 STMicroelectronics

Redistribution and use in source and binary forms, with or without modification, are permitted provided that the following conditions are met: 1. Redistributions of source code must retain the above copyright notice, this list of conditions and the following disclaimer. 2. Redistributions in binary form must reproduce the above copyright notice, this list of conditions and the following disclaimer in the documentation and/or other materials provided with the distribution. 3. Neither the name of STMicroelectronics nor the names of its contributors may be used to endorse or promote products derived from this software without specific prior written permission.

THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.

Definition in file stm32f4xx_hal_sram.h.